



H61H2-CM

Rev : 1.0.

ECS
CONFIDENTIAL

TABLE OF CONTENTS

Page	Index	Page	Index
1	Cover Page	26	Audio - ALC892 COLAY 662
2	Block Diagram	27	Audio - CONN&HDR
3	GPIO Function Map	28	USB - PWR&CONN&HDR
4	CPU - DMI/FDI/PEG	29	SIO - IT8728 CX
5	CPU - MISC	30	FAN,COM,CASE_OPEN,THERMAL
6	CPU - DDR3	31	F_PANEL,BUZ,PS2,LPT
7	CPU - PWR	32	DC/DC 3VDUAL
8	CPU - GND	33	DC/DC V1P05_PCH,ME/V1P8_SFR
9	DDR3 - CHA DIMM1	34	DC/DC VDMM/DDR_VTT/5VDUAL
10	DDR3 - CHB DIMM1	35	DC/DC VCCSA, ATXPWR
11	DDR3 - VREF	36	DC/DC V_CPUVTT
12	PCH - DMI/PCH-PE/USB	37	DC/DC VCORE/VAXG1
13	PCH - SATA, SATA CONN	38	DC/DC VCORE/VAXG2
14	PCH - MISC, Strap Function	39	104 & STRAPPING
15	PCH - CLK IO,SMbus	40	Power Delivery
16	PCH - FDI,CLR_CMOS,ROM	41	Power Sequence, Reset Diagram
17	PCH - DVI/HDMI/VGA	42	Clock Distribution
18	PCH - PWR		
19	PCH - GND,TCM Header		
20	DVI/HDMI CONN		
21	PCIE*16,PCIE*1 Slot		
22	PCI Bridge IT8893 CX		
23	PCI Slot		
24	LAN Realtek 8111E& 8105E		
25	USBLAN Connector		

NOTE:

Design by
428971_Sugar_Bay_and_BromolowWS_PDG_Rev1_5
443554_443554_Cougar_Point_Chipset_Family_EDS_Rev_1.2

REVISION HISTORY:

Rev	Date	Notes
V.A	2010/07/29	Base on H67(H61)H2-CM MRS v1.1 2010-08-13
V.1.0	2010/10/26	1:change PWM RT8859AGQW+RT9619APS to ISL6364CRZ +ISL6612ACBZ solution ; 2:change IT8893E BX to CX; 3:change RTL8111E VB to VL version and change RTL8105E VC to VL version; 4:add Power & SI & bug solution; 5:add colay onboard TPM function;
V.1.0.	2010/12/08	1:add STP64 for METS test

1-3. Cougar Point Desktop SKUs

Feature Set	SKU Name(s)					
	Q67	Q65	B65	H67	P67	H61
PCI Express* 2.0 Ports	8	8	8	8	8	6 ⁹
PCI Interface	Yes	Yes	Yes	No ¹⁰	No ¹⁰	No ¹⁰
USB 2.0 Ports	14	14	12 ⁶	14	14	10 ⁷
Total number of SATA ports	6	6	6	6	6	4
• SATA Ports (6 Gb/s, 3 Gb/s, and 1.5 Gb/s)	2 ⁴	1 ⁵	1 ⁵	2 ⁴	2 ⁴	0
• SATA Ports (3 Gb/s and 1.5 Gb/s only)	4	5	5	4	4	4 ⁸
HDMI/DVI/VGA/DisplayPort*/eDP*	Yes	Yes	Yes	Yes	No	Yes
Integrated Graphics Support with PAVP	Yes	Yes	Yes	Yes	No	Yes
Intel® Rapid Storage Technology	AHCI	Yes	Yes	Yes	Yes	No
	RAID 0/1/5/10 Support	Yes	No	Yes	Yes	No
Intel® AT	Yes	Yes	No	No	No	No
Intel® AMT 7.0	Yes	No	No	No	No	No
Intel® Remote PC Assist Technology - Proactive	Yes	No	Yes	No	No	No
Intel® Remote PC Assist Technology - Reactive	No	No	Yes	Yes	No	No


NOTES:

1. Contact your local Intel Field Sales Representative for currently available PCH SKUs.
2. Table above shows feature differences between the PCH SKUs. If a feature is not listed in the table it is considered a Base feature that is included in all SKUs.
3. The PCH provides hardware support for AHCI functionality when enabled by appropriate system configurations and software drivers.
4. SATA 6 Gb/s support on port 0 and port 1. SATA ports 0 and 1 also support 3 Gb/s and 1.5 Gb/s.
5. SATA 6 Gb/s support on port 0 only. SATA port 0 also supports 3 Gb/s and 1.5 Gb/s.
6. USB ports 6 and 7 are disabled.
7. USB ports 6, 7, 12 and 13 are disabled.
8. SATA ports 2 and 3 are disabled.
9. PCIe ports 7 and 8 are disabled.
10. PCI Legacy Mode may optionally be used allowing external PCI bus support through a PCIe-to-PCI bridge. See section 5.1.9 for more details.



Elitegroup Computer Systems

Title		Cover Page
Size	Document Number	H61H2-CM
Custom		
Date:	Monday, December 20, 2010	Sheet 1 of 42





PCH-GPIO function

Pin Name	Power Well	Usage	Default Status
GPIO7	VCC3	SPI_WP0_L	GPI
GPIO9	3VSB	USB_OC_L5	Native
GPIO10	3VSB	USB_OC_L6	Native
★ GPIO12	3VSB	GP12_BOMDET4	Native
GPIO13	3VSB	LPC_PME_L	GPI
GPIO14	3VSB	USB_OC_L7	Native
GPIO16	VCC3	Reserve for TPM	GPI
GPIO23	VCC3	F_AUD_DETECT_SB	GPI
GPIO24	3VSB	PCH_SKTOCC_L	GPO
GPIO40	3VSB	USB_OC_L1	Native
GPIO41	3VSB	USB_OC_L2	Native
GPIO42	3VSB	USB_OC_L3	Native
GPIO43	3VSB	USB_OC_L4	Native
GPIO49	VCC3	Reserve for TPM	GPI
★ GPIO57	3VSB	GP57_5V_DETECT	GPI
GPIO59	3VSB	USB_OC_L0	Native
GPIO61	VCC3	LPCPD_L	Native
★ GPIO72	3VSB	GPIO72_BOMDET5	Native


SIO-GPIO function



Pin Name	Power Well	Usage	Default Status
GP16	VCC3	SIO_BEEP	
GP23	3VSB	Power LED	
GP22	3VSB	Power LED	
GP40	3VSB	+DIMM_5VDUAL_Control	
★ GP34	VCC3	RESERVE	
★ GP35	VCC3	RESERVE	
★ GP36	VCC3	RESERVE	
★ GP37	VCC3	RESERVE	

<https://vinafix.com>



<https://vinafix.com>






CHANNEL A DIMM




CH_A	SA1	SA0
DIMM0	L	L
DIMM1	L	H

The processor memory controller does not have any DDR3 Data Mask (DM) signals for either channel. As a result the DM[8:0] pins of each DDR3 DIMM connector must be tied directly to ground.



<https://vinafix.com>

Design note:
DIMM: CH A BANK 2
CH A SMB ADDRESS 001
CH A SPD READ/WR: 0*A3, 0*A2
SPD=SERIAL PRESENCE DETECT



Title DDR3 - CHA DIMM1



Size Document Number **H61H2-CM** **Rev** V1.0

Date: Monday, December 20, 2010 **Sheet** 9 **of** 42


CH.B	SA1	SA
DIMM0	H	L
DIMM1	H	H



```
Design note:
DIMM: CH B BANK 2
CH B SMB ADDRESS 011
CH B SPD READ/WR: 0*A7, 0*A6
SPD=SERIAL PRESENCE DETECT
```



DIMM_VREF_CA Circuit




Layout Note:
All parts close to DDR3 Slots.

DIMM_VREF_DQ Control Mode:

Control Mode	CPU	Divide
Pz	X	V
Qz	V	V




z=a,b

Default




DIMM_VREF_DQ Control Circuit


0729
REMOVE Programmable VREFDQ circuit For PDG 1.5 update










CLR_CMOS Circuit



SPI ROM Circuit





ME Circuit




<https://vinafix.com>

VGA Circuit





TCM Circuit



BOM Difference

TCM_A	FongFang TCM	normal TCM
TCM_A	v	x
TCM_B	x	v

★ V:stuff
X:NC


TF note: keep pin 13,14,6,15,20 no connect

BOM Difference

R496	china one	other customer
R496	0 OHM	check TCM Card spec

★

TPM Circuit(optional)



V1.0: ST- ST19NP18 / Winbond - WPCT210 co-layout

02-440-918264: IC TPM.ST19NP18ER28PVLRL..TSSOP 28P.3.3V.....LEAD-FREE(RoHS).ST

02-440-210900: IC TPM.WPCT210CA0WX..TSSOP 28P.....HF.LEAD-FREE.NUVOTON

	Ra	Rb	Rc	Rd	Re	Rf	Rg
★	X	V	V	X	X	X	X
Winbond	V	X	X	X	X	V	V

Title: PCH - GND,TCM Header








Size: Document Number

Customer: H61H2-CM

Date: Monday, December 20, 2010

Sheet: 19 of 42

Rev: V1.0



PCI-E X16 Slot SPEC.:

+VCC3/S0/3A

+V12/S0/5.5A

+3VSB/0.375A

5,14,15 SMBCLK_STBY
5,14,15 SMBDATA_STBY

14,22,24 PCIE_WAKE_L

4 PEG_TX_P0

4 PEG_TX_N0

4 PEG_TX_P1

4 PEG_TX_N1

4 PEG_TX_P2

4 PEG_TX_N2

4 PEG_TX_P3

4 PEG_TX_N3

4 PEG_TX_P4

4 PEG_TX_N4

4 PEG_TX_P5

4 PEG_TX_N5

4 PEG_TX_P6

4 PEG_TX_N6

4 PEG_TX_P7

4 PEG_TX_N7

4 PEG_TX_P8

4 PEG_TX_N8

4 PEG_TX_P9

4 PEG_TX_N9

4 PEG_TX_P10

4 PEG_TX_N10

4 PEG_TX_P11

4 PEG_TX_N11

4 PEG_TX_P12

4 PEG_TX_N12

4 PEG_TX_P13

4 PEG_TX_N13

4 PEG_TX_P14

4 PEG_TX_N14

4 PEG_TX_P15

4 PEG_TX_N15

Change to .22U-X7-04

PCI-E X16

PCIE16X

12V_A

12V_B

12V_C

12V_D

GND1

SMCLK

SMDAT

GND3

3.3V_A

3.3V_B

3.3VAUX

WAKE#

RSVD_A

REFCLK_+H

REFCLK_-L

HSOP0_H

HSOP0_L

HSOP1_H

HSOP1_L

HSOP2_H

HSOP2_L

HSOP3_H

HSOP3_L

HSOP4_H

HSOP4_L

HSOP5_H

HSOP5_L

HSOP6_H

HSOP6_L

HSOP7_H

HSOP7_L

HSOP8_H

HSOP8_L

HSOP9_H

HSOP9_L

HSOP10_H

HSOP10_L

HSOP11_H

HSOP11_L

HSOP12_H

HSOP12_L

HSOP13_H

HSOP13_L

HSOP14_H

HSOP14_L

HSOP15_H

HSOP15_L

RSVD_G

PCIE16-BK

PRSN1*

12V_C

12V_D

GND2

JTAG2

JTAG3

JTAG4

JTAG5

3.3V_B

3.3V_C

PWRGD

GND4

REFCLK_+H

REFCLK_-L

HSOP0_H

HSOP0_L

HSOP1_H

HSOP1_L

HSOP2_H

HSOP2_L

HSOP3_H

HSOP3_L

HSOP4_H

HSOP4_L

HSOP5_H

HSOP5_L

HSOP6_H

HSOP6_L

HSOP7_H

HSOP7_L

HSOP8_H

HSOP8_L

HSOP9_H

HSOP9_L

HSOP10_H

HSOP10_L

HSOP11_H

HSOP11_L

HSOP12_H

HSOP12_L

HSOP13_H

HSOP13_L

HSOP14_H

HSOP14_L

HSOP15_H

HSOP15_L

RSVD_G

PCIE16-BK

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCIE16X

PCI-E X1 Slot SPEC.:

+VCC3/S0/3A

+V12/S0/0.5A

+3VSB/0.375A

SMBCLK_STBY

SMBDATA_STBY

PCIE_WAKE_L

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

12 PEX1A_TX_N4

12 PEX1A_TX_P4

PCI-E X1 A

PCIE1X 1

12V_A

12V_B

12V_C

12V_D

GND1

SMCLK

SMDAT

GND3

3.3V_A

3.3V_B

3.3VAUX

WAKE#

RSVD_A

REFCLK_+H

REFCLK_-L

HSOP0_H

HSOP0_L

HSOP1_H

HSOP1_L

HSOP2_H

HSOP2_L

HSOP3_H

HSOP3_L

HSOP4_H

HSOP4_L

HSOP5_H

HSOP5_L

HSOP6_H

HSOP6_L

HSOP7_H

HSOP7_L

HSOP8_H

HSOP8_L

HSOP9_H

HSOP9_L

HSOP10_H

HSOP10_L

HSOP11_H

HSOP11_L

HSOP12_H

HSOP12_L

HSOP13_H

HSOP13_L

HSOP14_H

HSOP14_L

HSOP15_H

HSOP15_L

RSVD_G

PCIE1X-BK

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1

PCIE1X 1



PCIE1X 1

PCIE1X 1


PCIE1X 1

PCIE1X 1


Vinafix.com




PCI-E X1 A Decoupling Cap.



Between PEX16 & PEX1A



PCI-E X16 Decoupling Cap.



Between PEX1A & PCI

Elitegroup Computer Systems





Title	PCIE*16,PCIE*1 Slot	Rev	V1.0
Size	Document Number	H61H2-CM	
Customer			
Date	Monday, December 20, 2010	Sheet	21 of 42

```
PCIE CLK PCB layout note:
To meet Differential Impedance :100 ohm +/- 15%
To meet Single-ended Impedance :50 ohm +/- 15%
CLKP and CLKN trace width:7 mils
Space between CLKP and CLKN:14 mils
L1 & L2 height:5 mils
The signal traces Number of vias: 4 (Max.)
The signal trace above analog GND plane
Spacing from other groups:>25 mils
Total trace length: 12 inches (Max.)
The size of R4;R5 is "0402"
The size of R6;R7 is "0402"
```


22 AD[31..0] <<> AD[31..0]
 22 C_BE_L[3..0] <<> C_BE_L[3..0]
 22 GNT0_L <<> GNT0_L
 22 GNT1_L <<> GNT1_L
 22 REQ0_L <<> REQ0_L
 22 REQ1_L <<> REQ1_L
 22 INTA_L <<> INTA_L
 22 INTB_L <<> INTB_L
 22 INTC_L <<> INTC_L
 22 INTD_L <<> INTD_L
 22 PPAR <<> PPAR
 22 DEVSEL_L <<> DEVSEL_L
 22 IRDY_L <<> IRDY_L
 22 PME_L <<> PME_L
 22 SERR_L <<> SERR_L
 22 STOP_L <<> STOP_L
 22 LOCK_L <<> LOCK_L
 22 TRDY_L <<> TRDY_L
 22 PERR_L <<> PERR_L
 22 FRAME_L <<> FRAME_L
 22 PCIRST_L <<> PCIRST_L
 22 PCICLK0 <<> PCICLK0
 22 PM66EN <<> PM66EN

PCI Slot:
 +VCC/S0/5A
 +VCC3/S0/7.6A
 +V12/S0/0.5A
 +3VSB/0.375A





PCI Slot:
 +VCC/S0/5A
 +VCC3/S0/7.6A
 +V12/S0/0.5A
 +3VSB/0.375A



IDSEL=AD16
 INT[A,B,C,D]
 Legacy mode from PCH
 INT[A,B,C,D]



IDSEL=AD17
 INT[B,C,D,A]
 Legacy mode from PCH
 INT[B,C,D,A]




Elitegroup Computer Systems


PCI Slot

Size Custom Document Number **H61H2-CM** Rev V1.0


Date: Monday, December 20, 2010 Sheet 23 of 42



REAR SIDE 2 PORTS ON LANUSB CONN.



REAR SIDE 2 PORTS ON LANUSB CONN.



For China-one LED Light:

Status	Yellow	Grn/Org
No Link	Off	Off
S3/S4/S5	Off	Off
10M, inactive	Off	Off
10M, active	On	Off
100M, inactive	Off	On
100M, active	On	On
1G, inactive	Off	On
1G, active	On	On
Blinking	On	On

RTL8111E-VB-GR_Datasheet_1.3

Table 12. Customized LEDs				
	LINK			ACT/Full
Speed	Link 10M	Link 100M	Link 1000M	-
LED 0	Bit 0	Bit 1	Bit 2	Bit 3
LED 1	Bit 4	Bit 5	Bit 6	Bit 7
Not Defined	Bit 8	Bit 9	Bit 10	Bit 11
LED 3	Bit 12	Bit 13	Bit 14	Bit 15

LED Pin	ACT=0	ACT=1
LINK=0	Floating	All Speed ACT
LINK=0	Selected Speed LINK	Selected Speed LINK+ACT

Note1: ACT means blinking TX and RX. LINK indicates Link 10M/100M/1000M.

Note2: There are four special modes:

Mode A: LED OFF Mode → Set all bits to 0

Mode B: Full Duplex LED Mode → Set LED 0=0, and either LED 1 or LED 3 = 1

Mode C: Separated TX/RX Mode → Set LED 0=0, LED 1 = 0, LED 3 = 1

Mode D: Separated Speed ACT Mode → Set LED 0=0, LED 1 = 1, LED 3 = 1

RTL8111E-VB-GR_Datasheet_1.3

Table 7. LEDs								
Symbol	Type	Pin No	Description					
LED0	O	40	LED0	00	01	10	11	
LED1	O	37		LED0	ACT _{ALL}	Link _{ALL} / ACT _{ALL}	Link10/ ACT _{ALL}	LINK10/ ACT ₁₀
LED3	O	31		LED1	LINK100	LINK100	LINK100	LINK100/ ACT ₁₀₀
				LED3	LINK1000	LINK1000	LINK1000	LINK1000 /ACT ₁₀₀₀


Note 1: During power down mode, the LED signals are logic high.

Note 2: LED0-3's initial value comes from the EEPROM. If there is no EEPROM, the default value of the (LED0, LED3) = (1, 1).


Customized LEDs

RTL8111E(1G) LED TABLE	
LED0	N/A (Customization)
LED1	LINK1000
LED3	LINK(all)/ACT(all)

* Active Low









14 HDA_RST_L >> HDA_RST_L
14 HDA_BITCLK >> HDA_BITCLK
14 HDA_SYNC >> HDA_SYNC
14 HDA_SDIN0 >> HDA_SDIN0
14 HDA_SDOUT >> HDA_SDOUT
27 FP_AUD_DETECT >> FP_AUD_DETECT



GPIO(front panel detection) select table

	ALC892	ALC898S-VC	ALC662-VC
PIN-2	GPIO0/SPOIF-OUT2	SPOIF-OUT2	GPIO0
PIN-3	REGREF	GPIO0	GPIO1
PIN-4	GPIO1	GPIO1	DVSS






BOM Difference



	ALC892	ALC662	VT1705
Ca	V	X	X
Cb	V	X	X
Cc	V	X	X
Cd	ALC892-GR	ALC662-VC-GRS	VT1705
Ce	1K-04	75-04	0-04
Cf	AUDIO-26P	AUDIO-3P-HDA	AUDIO-3P-HDA
Cg	V	X	X
Ch	X	V	X
Ci	4.7U-X5-08	10U-25DE	10U-25DE
Cj	X	V	V
Ck	V	X	X
Cl	X	V	V
Cm	V	X	X
Cn	X	V	V
Co	V	X	X
Cp	V	V	X
Cq	4.7U+1K	4.7U+1K	10U+16ohm
Cr	75-04	75-04	16-04
Cs	20K-1-04	20K-1-04	5.1K-1-04
Ct	4.7K-04 (2-3)	4.7K-04 (2-3)	3.3K-04 (1-2)
Cu	2.2K-04	2.2K-04	3.3K-04
Cv	FB120	FB120	FB60
Cw	22K-04 (*2)	22K-04 (*2)	X
Cx	100u+75	100u+75	10U+32ohm

★




USB POWER CIRCUIT.


5,14,25,29,33,34,35 SLP3_L >> SLP3_L




uP7536 Enable use	RJA	S4/S5 USB_5V_DUAL	Customer
VDIMM	0ohm (1-2)	0 Volt	FDR: may be reserved TF: W/USB_5V_DUAL S4/S5 W/USB_5V_DUAL
+3VSB	1K (2-3)	5 Volt	








REAR SIDE 2 PORTS ON SINGLE USB CONN.



FRONT SIDE 6 PORTS ON USB Header





Strapping

FAN_CTL_SEL

80h--> default 50%

FFh--> default 0%


00h--> default 100%

40h--> default 75%

FAN_TAC1 C70 1 2 470P-04-O

FAN_TAC2 C66 1 2 470P-04-O


GN

 *Elitegroup Computer Systems*


Title

SIO - IT8728


Size Document Number




SYS FAN 4-PIN Circuit




CPU FAN 4-PIN Circuit




CASE Open Circuit




COM RI# Wake Up Circuit




Thermal Sense



COM Header Circuit



COM Rear I/O Circuit








Elitegroup Computer Systems

FAN, COM, CASE_OPEN, THERM



Size Custom Document Number **H61H2-CM** Rev V1.0

Date: Monday, December 20, 2010 Sheet 30 of 42



Vinafix.com

EuP Lot6 Power Saving Circuit



add R51 to Fix EUP enable STBY drop
V1.0:因1M會跟MOS內阻分壓導致5VSB_CTRL_X_L位準偏低造成漏電



Layout Note:
Close to ATX 24P2R Connector.


EuP Lot6 2013 0.5W:

PWR STATE	+5VSB Source
S0	+PS_5VSB
S3	+PS_5VSB
S4	OFF
S5	OFF

* China one Enery Saving Spec

Customer	S3	S5
TF	< 0.4A	< 0.18A
FDR	< 0.3A	< 0.15A

+3VSB Circuit



★ 02-347-183840: 0.74W
IC REG.RT9183-33GGF...SOT-223 (F-TYPE) .
3.3V.1.5A....LEAD-FREE (RoHS/HF) .RICHTER
XX-XXX-XXXXXX: 1.333W
RT9183-33GLF TO-252


3VSB Non-EuP Lot6 Mode:

Power Name	Current
4 Slots	0.375 X4 = 1.5A
LAN	16m + 49m = 65mA
PCH	123mA
TPM(WPCT210)	50mA
EPW	16mA
SPI	mA
SIO	mA
Total Current	< 1.75A

Del PCH_MEPWROK Circuit



del 3VDual ,VCC3_EPW control

V1P05_PCH



VREF25


V1P8_SFR (1.5A max)



V1.0: 若有沒用到的op請如下圖接法，
input pin通過short pad短路後共同下地，
output pin則NC



del 1.05V ME power

V1P05_ME



<https://vinafix.com>

DDR_VTT




	S5	S0	S3
5VAUX_SW	0	0	1
GPIO40_S4S5	1	1	0
+DIMM_5VDUAL	0	VCC	+5VSB

+V_SA


VCCSA voltage selection

VID	+V_SA
0	0.925V
1	0.85V




Vinafix.com

ATX Power 24PIN



OUTPUT	Minimum Current (A)
+12V V1DC1	0.1
+12V V1DC2	0.5 (CPU)
+5 VDC	0.2
+3.3 VDC	0.1
-12 VDC	0
+5 VSB	0


VCCSA Sequence



Elitegroup Computer Systems

Title	DC/DC VCCSA, ATXPWR		
Size	Document Number	H61H2-CM	
Custom		Rev V1.0	
Date:	Monday, December 20, 2010	Sheet	35 of 42

VCCIO voltage selection	
VTT_SEL	V_CPUVTT
low	1V
high	1.05V



Soft-start計算公式

$$t_{SS} = \frac{V_{SREF} \cdot C_{SOFT}}{I_{SS}} \quad (EQ. 1)$$

Where:

- I_{SS} is the soft-start current source at the 20μA limit
- V_{SREF} is the buffered V_{REF} reference voltage

Vout計算公式

TABLE 2. ISL95870B VID TRUTH TABLE

VID STATE		RESULT			
VID1	VID0	CLOSE	V _{SREF}	V _{OUT}	
1	1	SW0	V _{SET1}	V _{OUT1}	
1	0	SW1	V _{SET2}	V _{OUT2}	
0	1	SW2	V _{SET3}	V _{OUT3}	
0	0	SW3	V _{SET4}	V _{OUT4}	

Equations 21, 22, 23 and 24 give the specific V_{SET} equations for the ISL95870B setpoint reference voltages.

The ISL95870B V_{SET1} setpoint is written as Equation 21:
 $V_{SET1} = V_{REF}$ (EQ. 21)

The ISL95870B V_{SET2} setpoint is written as Equation 22:
 $V_{SET2} = V_{REF} \cdot \left(1 + \frac{R_{SET1}}{R_{SET2} + R_{SET3} + R_{SET4}}\right)$ (EQ. 22)

The ISL95870B V_{SET3} setpoint is written as Equation 23:
 $V_{SET3} = V_{REF} \cdot \left(1 + \frac{R_{SET1} + R_{SET2}}{R_{SET3} + R_{SET4}}\right)$ (EQ. 23)

The ISL95870B V_{SET4} setpoint is written as Equation 24:
 $V_{SET4} = V_{REF} \cdot \left(1 + \frac{R_{SET1} + R_{SET2} + R_{SET3}}{R_{SET4}}\right)$ (EQ. 24)






FIGURE 10. ISL95870B VOLTAGE PROGRAMMING CIRCUIT

Frequency selection	
F (Hz)	FSEL
300K	Directly to GND
500K	Floating
600K	100K ohm to GND
1M	Pull-up to VCC




V1.0:change PWM 1C



In VR12 SPEC,
Serial VID includes IMON Data.

V1.0:change for IMON & IMOS
PS_DRP & FS_DRPS RSET
SIC1







For VR_READY Power On Sequence

- PWM1 38
- ISEN1+ 38
- ISEN1- 38
- PWM2 38
- ISEN2+ 38
- ISEN2- 38
- PWM3 38
- ISEN3+ 38
- ISEN3- 38
- PWM4 38
- ISEN4+ 38
- ISEN4- 38
- PWMS 38
- ISENS+ 38
- ISENS- 38

- VC EN PWR_OVP 38
- VC BST_R 38
- BTS DES TCMP 38
- BT FDVID TCMP 38
- ADDR IMAXS TMAX 38
- NPSI DE IMAX 38



**ISL6625明天Q1底才有sample,先用ISL6612CB.

0.65~1.3V
MAX 112A
Tdc 85 A
MIN 0.5 A



Stuff for ISL6612,
Open for ISL6625.

Open for ISL6612,
Stuff for ISL6625.



teknisi indonesia

PCH Strap Pin




Pin Name	Usage	Default Status
SPKR	No Reboot	20K internal pull-down · No Reboot Mode with TCO Disabled:
INIT3_3V#	Reserved	20K internal pull-up · intend for Firmware Hub.
GNT[3]#/GPIO[55]	Disable Top-Block Swap	20K internal pull-up · “topblock swap” mode Disable
INTVRMEN	Enable Integrated 1.05V VRM	Need External Pull-up · Integrated 1.05V VRM Enable
GNT1# /GPIO51	Boot BIOS Strap bit [1] BBS[1]	20K internal pull-up · The default flash selection is the SPI flash.All
SATA1GP / GPIO19	Boot BIOS Strap bit[0] BBS[0]	20K internal pull-up · The default flash selection is the SPI flash.All
HDA_SDO	Flash Descriptor Security Override/ ME	Internal pull-down. The security measures defined in the Flash Descriptor will be in effect(default)
DF_TVS	Enable DMI termination voltage	This signal has a weak internal pull-down.
GPIO28	Eable On-Die PLL Voltage Regulator	The On-Die PLL voltage regulator is enabled
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select 1.8V	20K internal pull-down.On Die PLL VR is supplied by 1.5 V when sampled high, 1.8 V when sampled low.
GPIO15	Enable TLS Confidentiality	Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality.

Table 7-1. Power On Strapping Options


	Symbol	Strapping Event	Value	Description
JP2 Pin 122	Flashseg1_EN	Internal VCC-OK/ LRESET#	1	Disable
			0	Enable Flash I/F Address Segment FFF8_0000 ~ FFFF_FFFF & 000E_0000 ~ 000F_FFFF
JP4 Pin 126	K8PWR_EN	Internal VCC-OK	1	Disable K8 power sequence function
			0	Enable K8 power sequence function
[JP3,JP5] Pin 124 & Pin 46	FAN_CTL_SE L	Internal VCC-OK	11	The default value of EC Index 63h/6Bh/73h is 80h.
			10	The default value of EC Index 63h/6Bh/73h is FFh.
			01	The default value of EC Index 63h/6Bh/73h is 00h.
			00	The default value of EC Index 63h/6Bh/73h is 40h.


15-Y84-011090 PCB M/B.H61H2-CM.V1.0 (.)244*200*1.6mm.4L..LEAD-FREE.GREEN.OSP.GE1

V1.0: update hole, del pin9, and use pin1



20-120-Y84000
20-120-Y84001





Sugar Bay Platform has two clock mode:

- 1.Integrated Clock Mode (Generate by PCH)
- 2.Buffer Through Mode (Generate by Clock Gen.)

H61H2-CM use integrated clock mode

